Добавил:
Upload
Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз:
Предмет:
Файл:virtuoso schematic composer_5.0.pdf
X
- •Contents
- •Preface
- •Related Documents
- •Typographic and Syntax Conventions
- •Getting Started
- •Starting the Schematic Composer
- •Using the Command Interpreter Window
- •Working with Designs
- •Opening a New Cellview
- •Opening an Existing Cellview
- •Using the Schematic Editor
- •Using the Symbol Editor
- •Making Designs Editable
- •Making Designs Read Only
- •Saving Your Edits
- •Closing Editor Windows
- •Quitting the Schematic Composer
- •Working with Libraries
- •Database Structure
- •Design Libraries
- •Reference Libraries
- •Library Browser
- •Using Menus and the Icon Bar
- •Using Pull-Down Menus
- •Using Pop-Up Menus
- •Using Object-Sensitive Menus (OSMs)
- •Using the Icon Bar
- •Working with Commands
- •Using Command Prompts
- •Canceling a Command
- •Undoing a Command
- •Redoing a Command
- •Displaying a Form
- •Using Form Buttons
- •Using Form Fields
- •Quick Reference Bindkey Charts
- •Quick Reference Bindkey Chart — Schematic Editor
- •Quick Reference Bindkey Chart — Symbol Editor
- •Quick Reference Bindkey Chart — Mouse Buttons
- •Quick Reference Bindkey Chart — General Bindkeys
- •Selecting Objects
- •Dynamic Highlighting
- •Using the Mouse to Select Objects
- •Extending the Selection Area of a Net
- •Selecting One Object
- •Selecting Multiple Objects
- •Selecting Parts of Objects
- •Selecting Wires
- •Selecting a Wire Name and Its Associated Wire Segments
- •Selecting a Pin and Its Associated Wire Segments
- •Selecting an Instance and Its Associated Wire Segments
- •Deselecting Objects
- •Working with Windows
- •Zooming
- •Panning
- •Redrawing a Window
- •Viewing the Same Cell in Two Windows
- •Saving View Area Settings in Memory
- •Restoring View Area Settings
- •Using the Library Browser
- •Accessing and Using the Library Browser
- •Changing the Browser Type Option
- •Using the Library Browser to Initialize Form Fields
- •Using the Component Browser
- •Accessing and Using the Component Browser
- •Changing the Browser Type Option to the Component Browser
- •Opening the Component Browser
- •Opening the Add Instance Form Instead of the Component Browser
- •Listing Components from Several Libraries
- •Changing the Component Browser Display
- •Connectivity with Objects
- •Instance Naming Conventions
- •System-Generated Names
- •Iterated Names
- •Wire Connections and Wire Naming Conventions
- •Wire-to-Wire Connections
- •Wire-to-Pin Connections
- •Wire-by-Name Connections
- •Wire-to-Iterated Instance Connections
- •Global Net Name Connections
- •Multiple-Bit Wire Connections
- •Tapping Multiple Bits of a Bundle
- •Tapping Multiple Bits of a Bus
- •Tapping Wire Intersections by Name
- •Designating Tap Size and Bit Order
- •System-Generated Net Names
- •Multiple-Bit Wire Naming Conventions
- •Using Vector Expressions in Multiple Signals
- •Evaluating Vector Expressions in Multiple-Bit Wire Names
- •Pin Connections and Pin Naming Conventions
- •Hierarchical Pin Names
- •Offsheet Pin Names
- •Bus Pin Names
- •Pin-to-Pin Connections
- •Tapping Pins
- •Naming Single and Multiple Bits Using Patchcords
- •Naming Multiple Nets Using Patchcords
- •Inherited Connections
- •Inherited Connections in a Hierarchy
- •The Syntax of an Inherited Net Expression
- •How Net Expressions Evaluate
- •Sample Net Expression Library
- •Inherited Connections Restrictions
- •Analyzing Net Expression Property Names and Evaluated Names
- •Summary of Naming Conventions
- •Creating Schematics
- •Getting Started with Schematics
- •Adding Instances
- •What Is an Instance?
- •Methods of Adding an Instance to Your Design
- •Adding Instances One by One
- •Adding Instances by Rows and Columns (an Array)
- •Adding Instances Using an Iterative Expression
- •Editing Instance Masters
- •Specifying the View to Use While Placing the Instance
- •Changing the View after an Instance Is Already Placed
- •Renumbering Instances
- •Adding Blocks
- •Adding Blocks
- •Adding Wires and Pins to Blocks
- •Changing the Block Pin Direction Rule
- •Changing the Direction or Name of a Single Block Pin
- •Changing the Names and Directions of Multiple Block Pins
- •Deleting Block Pins
- •Disabling Automatic Block Pin Creation
- •Adding Pins
- •Adding Schematic and Offsheet Pins
- •Showing Pin Connections
- •Adding Wires
- •Adding Narrow or Wide Wires
- •Using Wire Snap and Gravity Options
- •Using Wire Draw, Width, and Route Options
- •Using Wire Flight Lines Option
- •Routing Flight Lines
- •Manipulating Wires with Only the Mouse
- •Adding Wires to Schematic Instance Pins using SKILL
- •Adding Wire Names
- •Naming a Wire
- •Adding Wire Names
- •Adding Multiple Wire Names
- •Verifying Invisible Wire Names
- •Adding Net Expression Labels to Create an Inherited Connection
- •Adding a Net Expression Label to a Wire
- •Adding an Inherited Supply Symbol to a Wire
- •Editing a Net Expression Label
- •Changing the Net Expression Label Display
- •Deleting a Net Expression Label
- •Adding netSet Properties to Create an Inherited Connection
- •Adding a netSet Property to an Instance
- •Modifying a netSet Property
- •Deleting a netSet Property
- •Finding a Net Expression
- •Finding and Replacing a Net Expression
- •Finding Available Properties
- •Viewing the Evaluated Net Names
- •Viewing the Full List of all Hierarchical Paths
- •Checking the Net Expression
- •Adding Solder Dots
- •Adding Solder Dots
- •Deleting Solder Dots
- •Disabling Automatic Solder Dot Creation
- •Changing Solder Dot Size
- •Adding Notes
- •Adding Note Shapes
- •Adding Note Text
- •Importing an ASCII File for Note Text
- •Adding Patchcords
- •Adding Probes
- •Adding Probes to a Net, Pin, or Instance
- •Showing Probe Information
- •Removing Probes from a Net, Pin, or Instance
- •Removing All Probes
- •Saving Probes
- •Loading Probes
- •Creating a Multisheet Schematic
- •Browsing a List of Multisheets
- •Converting a Single-Sheet Schematic to a Multisheet Schematic
- •Adding New Sheets
- •Editing the Title Block
- •Editing the Sheet Border Size and Type
- •Adding Offsheet Pins to Multisheet Schematics
- •Understanding the Index Schematic
- •Going to and from the Index Schematic
- •Repositioning a Schematic within the Sheet Borders
- •Deleting Sheets
- •Reordering Sheets
- •Renumbering Sheets
- •Working with Cross-References
- •Understanding Cross-Reference Zones
- •Understanding Pin Cross-References
- •Understanding Cross-Reference Reports
- •Preparing to Cross-Reference
- •Displaying Cross-References
- •Zooming In to View All Cross-Referenced Pins One by One
- •Viewing Cross-Reference Reports
- •Editing a Cross-Reference Display
- •Controlling the Format String Syntax
- •Customizing the Format String Syntax
- •Customizing Multisheets
- •The Basic Procedure
- •Customizing the Types and Sizes of Sheet Borders
- •Customizing the Cross Reference Options Form
- •Drawing a Customized Sheet Border
- •Drawing a Sheet Border
- •Drawing Sheet Zones
- •Drawing Zone Labels
- •Adding the Sheet Zone Property
- •Adding a Title Block
- •Adding Title Block Values with Normal Labels
- •Adding Title Block Values with NLP and IL Labels
- •Verifying the Label Type
- •Adding Title Block Properties
- •Customizing Pin Cross-References
- •Presetting the Title Block Values
- •Creating Symbols
- •Setting Grid Options
- •Importing Symbols
- •Creating New Symbols
- •Drawing Lines
- •Drawing Rectangles
- •Drawing Polygons
- •Drawing Circles
- •Drawing Ellipses
- •Drawing Arcs
- •Adding Pins as Graphic Images
- •Adding Pins as Instances
- •Creating Custom Pins as Graphic Images
- •Duplicating Pin Figures in the Symbol Master
- •Making the Custom Pin Name Visible
- •Adding a Selection Box
- •Adding Labels
- •Adding a Normal Label
- •Adding an NLP Label
- •Adding an IL Label
- •Adding Note Text and Note Shapes
- •Adding a Net Expression Label
- •Setting the Symbol Origin
- •Creating Symbol Cellviews Using Generators
- •Automatically Creating Cellviews
- •Features of Creating Cellviews
- •Automatically Creating a Cellview from Another Cellview
- •Replacing an Existing Symbol Cellview
- •Modifying an Existing Symbol Cellview
- •Examples of Replacing and Modifying Pins on a Symbol
- •Automatically Creating a Cellview from a Pin List
- •Automatically Creating a Cellview from an Instance
- •Editing Symbol Generation Options
- •Adding, Changing, and Reordering Pin Names
- •Editing Pin Attributes
- •Loading and Saving a TSG Template File
- •Editing Symbol Attributes
- •Editing Symbol Labels
- •Creating a New Label
- •Deleting Labels
- •Modifying Label Attributes
- •Editing Properties
- •Creating a New Property
- •Deleting Properties
- •Modifying Property Attributes
- •Specifying Symbol Generator Pin Sorting
- •Editing Objects
- •Using Direct Manipulation
- •Direct Manipulation Operations
- •Turning Off Direct Manipulation
- •Undoing and Redoing an Edit
- •Changing the Undo Limit
- •Stretching
- •Stretching with the Schematic Editor
- •Stretching with the Symbol Editor
- •Stretching with Direct Manipulation
- •Stretching with Bindkeys
- •Copying
- •Copying Single Objects
- •Copying Arrays of Objects
- •Copying Across Cellviews
- •Copying with Direct Manipulation
- •Copying with Bindkeys
- •Moving
- •Moving Objects
- •Moving with Direct Manipulation
- •Moving with Bindkeys
- •Deleting
- •Deleting Preselected Objects
- •Deleting Postselected Objects
- •Deleting Sheet Borders
- •Rotating
- •Rotating Preselected Objects
- •Rotating Postselected Objects
- •Rotating with Direct Manipulation
- •Rotating with Bindkeys
- •Discarding Edits
- •Alternating Symbol Views
- •Changing the View of a Preselected Object
- •Changing the View of a Postselected Object
- •Toggling Objects
- •Toggling Pin Direction Options
- •Toggling Wire Draw Mode Options
- •Toggling Instance Symbol View Options
- •Saving the Current Label Display File
- •Loading the Current Label Display File
- •Attaching the Label Display File to the Library
- •Detaching the Label Display File from the Library
- •Setting the Simulation Data Directory
- •Editing Properties
- •Using Command Shortcuts
- •Search String Wildcards
- •Replacing Properties
- •Replacing String-Tagged Characters
- •Selecting Objects to Edit
- •Using Modal (Repeating) Commands
- •Selecting Objects by Filtering
- •Selecting Objects Automatically by Type
- •Selecting Objects by Property
- •Adding a Property Name to the Search List
- •Selecting Objects by Filtering
- •Object and Cellview Property Types and Values
- •Editing Object Properties
- •Applying Edits to Objects and Displaying Object Types
- •Adding Object Properties
- •Deleting Object Properties
- •Modifying Object Properties
- •Editing Instance and Block Properties
- •Editing Pin Properties
- •Designating the Order of Pins
- •Copying a Pin Order from Another Cellview
- •Resolving Pin Order Mismatch
- •Verifying Pin Order
- •Editing Pin Name Properties
- •Editing Wire Properties
- •Editing Wire Name Properties
- •Editing Instance Pin Properties on an Instance of a Block
- •Editing Label Properties
- •Resetting Invisible Labels
- •Editing netSet Properties
- •Editing Note Text Properties
- •Editing Note Shape Properties
- •Editing Symbol Shape Properties
- •Editing Symbol Pin Properties
- •Editing Symbol Label Properties
- •Editing Symbol Selection Box Properties
- •Passing Parameters in a Design
- •Editing Cellview Properties
- •Adding Cellview Properties
- •Deleting Cellview Properties
- •Modifying Cellview Properties
- •Editing VHDL Properties
- •Adding VHDL Properties
- •Deleting VHDL Properties
- •Modifying VHDL Properties
- •Setting the Tool Filter
- •About the Design Hierarchy
- •Exploring the Design Hierarchy
- •Top-Level Schematic View
- •Middle-Level Schematic View
- •Lower-Level Design Hierarchy
- •About the Hierarchy Editor
- •Traversing a Design Hierarchy
- •Descending Using the Descend Command
- •Editing an Instance in Place
- •Descending Using the View Name List
- •Setting the View Precedence Order
- •Returning Up the Design Hierarchy
- •Using OSMs to Traverse the Design Hierarchy
- •Using Bindkeys to Traverse the Design Hierarchy
- •Displaying the Current Hierarchical Scope
- •About the Hierarchy Editor within the Schematic Composer
- •Opening a Hierarchy Editor Menu within the Schematic Composer
- •Setting Instance Bindings
- •Building a New Inherited View List
- •Showing Views Found
- •Checking Designs
- •Features of the Check Commands
- •Setting the Check Options
- •Setting User Preferences
- •Setting Schematic Rule Checks
- •Checking a Design
- •Checking and Saving a Design
- •Checking the Current Cellview
- •Checking a Design Hierarchy
- •Checking Multisheet Schematics
- •Checking a Label Attachment
- •Cross-View Checking
- •Bypassing Checks
- •Bypassing Floating Pin Checks
- •Bypassing Unconnected Wire Checks
- •Resolving Check Errors
- •Finding Errors and Warnings in a Design
- •Mapping an Error Message to a Marker
- •Managing the Error Message List
- •Assigning an ignoreCheck Property
- •Suppressing Message Displays
- •Deleting an ignoreCheck Property
- •Deleting All ignoreCheck Properties
- •Deleting Individual Markers
- •Deleting All Markers
- •Monitoring a Verilog or VHDL Simulation State
- •Using Cross Selection
- •Opening an SHM Database
- •Displaying the Simulation State of Wires and Pins
- •Setting a Time Value for Displaying Signal Results
- •Setting the Time Scale
- •Setting the Display Radius
- •Synchronizing with Simulation at Breakpoint
- •Closing the SHM Database
- •Plotting Designs
- •Setting Up System Options to Plot
- •Setting Up Printer Options to Use Various Paper Sizes
- •Plotting a Design
- •Plotting a Library
- •Plotting a Cellview
- •Plotting Part of a Schematic
- •Plotting Without a Header Page for Every Session
- •Adding Notes to a Plot
- •Setting Plot Options
- •Plotting a Color Schematic in Black and White
- •Changing the Background Color of a Schematic Window
- •Using a Plot Template File
- •Creating a Plot Template File
- •Loading a Plot Template File
- •Creating a Default Plot Template File
- •Checking the Queue Status
- •Canceling a Plot Job
- •Setting Schematic Composer Options
- •Overview of Schematic Composer Options
- •Changing User Preferences
- •Minimizing Mouse Clicks
- •Changing the Default Display Setting for Command Option Forms
- •Saving the Current Window Setup
- •Restoring a Saved Window Setup
- •Viewing Bindkey Settings
- •Changing Browser and CIW Preferences
- •Customizing Editor Options
- •Canceling the Modal (Repeat) Command Option
- •Changing Display Options
- •Selecting Objects Using the Filter Option
- •Setting Plot Options
- •Setting Schematic Check Options and Rules
- •Setting the Tool Filter
- •Saving Form Field Default Settings
- •Loading Form Field Default Settings
- •Customizing the Schematic Composer
- •Customizing Pull-Down and Pop-Up Menus
- •Sample Menu File
- •Customizing Object-Sensitive Menus
- •Example of Customizing the Instance OSM
- •Customizing the Icon Bar
- •Positioning Icons and Turning Off Icon Names
- •Changing the Contents of the Icon Bar
- •Changing the Display of the Icon Bar
- •Understanding Initialization and Setup Files
- •Converting a Schematic from a 0.125 Grid to a 0.1 Grid
- •Customizing Bindkeys
- •Locating the schBindKeys.il Bindkey File
- •Locating Your Installation Directory
- •Loading Your Customized Bindkey File
- •Loading the Cadence-Supplied Bindkey File
- •Customizing Global Editor Variables for Form Fields
- •Schematic Editor Variables
- •Symbol Editor Variables
- •Symbol Generation (tsg) Variables
- •HDL (Verilog, SpectreHDL, and VerilogA) Variables
- •AMS Netlisting Variables
- •Block Pin Direction Rule Variable
- •Block Sample Sizes Variable
- •View Name Exclusion Variable
- •Schematic Pin Types Variable
- •Plot Template File Variable
- •Property Filter Variable
- •Schematic Rule Checker Variable
- •Properties for Find Variable
- •Multisheet Masters Variable
- •Simulation Probe Masters Variable
- •View Name Masters Variable
- •View Master Options Variable
- •Zone Formats Variable
- •Symbol Label Variables
- •Symbol Pin Masters Variable
- •Customizing Text-to-Symbol Generator (TSG) Variables for Form Fields
- •Pin Master Connections Variable
- •Symbol Pin Characteristics Variable
- •Template Masters Variables
- •Customizing HDL Variables for Form Fields
- •Edit After Error Variable
- •Update Symbol After Edit Variable
- •Cross View Check Variable
- •Cross View String Variable
- •Printing Variable
- •Verbose Variable
- •No Hierarchy Variable
- •Net to Port Variable
- •Environment Variables
- •Overview of Environment Variables
- •Schematic Editor Environment Variables File
- •Window Environment Variables
- •schDisplayDepth
- •schDrawAxesOn
- •schDynamicHilightOn
- •schGridMultiple
- •schGridSpacing
- •schGridType
- •schMaxDragFig
- •schPathType
- •schShowDirectConnects
- •schShowLabelOrigin
- •schSnapSpacing
- •schWindowBBox
- •symDisplayDepth
- •symDrawAxesOn
- •symDynamicHilightOn
- •symGridMultiple
- •symGridSpacing
- •symGridType
- •symMaxDragFig
- •symPathType
- •symShowDirectConnects
- •symShowLabelOrigin
- •symSnapSpacing
- •symWindowBBox
- •viewNameList
- •Schematic Environment Variables
- •autoDot
- •blockDirRules
- •broadcast
- •browserType
- •checkAlways
- •checkBeepOn
- •checkHierSave
- •checkSymTime
- •compBackTrace
- •condOp
- •createCvOptions
- •createInstResetCDF
- •createInstShowCDF
- •createLabelFontHeight
- •createLabelFontStyle
- •createLabelHorzOffset
- •createLabelHorzPosition
- •createLabelHorzRotation
- •createLabelJustify
- •createLabelOffsetMode
- •createLabelVertOffset
- •createLabelVertPosition
- •createLabelVertRotation
- •cvDisplay
- •defaultsFile
- •defWideWireWidth
- •descendSheet
- •descendTarget
- •dotOverlap
- •drawMode
- •drawModeRoute
- •echoToCIW
- •editPropShowCDF
- •editPropShowSystem
- •editPropShowUser
- •gravityOn
- •libList
- •markerSeverity
- •markerShowIgnore
- •markerZoom
- •maxLabelOffsetUU
- •minMarkerSize
- •modalCommands
- •netExprDisplay
- •netNameMethod
- •netNameRangeDescend
- •netNameSeparator
- •noteFontHeight
- •noteFontStyle
- •noteJustify
- •noteShape
- •noteShapeLineStyle
- •pinBackTrace
- •pinNameSeed
- •pinRefDuplicates
- •pinRefFormat
- •pinRefSorting
- •replSaveChanges
- •runSRC
- •runVIC
- •saveAction
- •schematicAreaPartialSelect
- •schematicSelectFilter
- •sensitiveMenu
- •shapeLineType
- •shapeLineWidth
- •simProbeFormat
- •simProbeType
- •snapEnabled
- •spanLib
- •srcConnByName
- •srcFloatingBIDIR
- •srcFloatingInput
- •srcFloatingIO
- •srcFloatingNets
- •srcFloatingOutput
- •srcInheritedConnCheck
- •srcInstNameExpr
- •srcInstNameSyntax
- •srcInstOverlap
- •srcInstOverlapValue
- •srcMaxLabelOffset
- •srcNameCollision
- •srcNetNameExpr
- •srcNetNameSyntax
- •srcNoOverrideNet
- •srcOffsheetConnCheck
- •srcPinNetCollision
- •srcShortedOutputs
- •srcSolderOnCrossover
- •srcTermNameExpr
- •srcTermNameSyntax
- •srcUnconnectedWires
- •srcVerilogSyntax
- •srcVHDLSyntax
- •ssgSortPins
- •statusBanner
- •statusBannerXY
- •stickyWireLabelRange
- •symbolAreaPartialSelect
- •symbolLabelChoiceText
- •symbolLabelFontHeight
- •symbolLabelFontStyle
- •symbolLabelJustify
- •symbolLabelType
- •symbolPinFlatten
- •symbolPinIncrCount
- •symbolPinLocate
- •symbolPinUsage
- •symbolSelectFilter
- •symbolShape
- •symbolShapeFillStyle
- •transToSheetType
- •tsgTemplateType
- •updateConn
- •vicExactPinMatch
- •vicInheritedPins
- •vicInheritedPinsMatch
- •vicSeverity
- •vicViewList
- •wireBackTrace
- •zoomOutButton
- •Text-to-Symbol Generator
- •Symbol Shape Generated by TSG
- •TSG Symbol Description File
- •TSG Template File
- •Clock and Negation Indicators
- •Backannotation
- •Simple File Example
- •Complex File Example
- •Extended File Example
- •TSG Symbol Description File Structure
- •Basic File Structure
- •Data Types
- •Using TSG Constructs
- •Input Pin
- •Output Pin
- •Executing TSG
- •TSG Processing Order
- •Creating Symbols Automatically from a Schematic
- •Terms and Conventions
- •Library Command File
- •Running the Symbol and Simulation Library Generator
- •Running the Symbol and Simulation Library Generator in the Cadence Graphic Environment
- •Running the Symbol and Simulation Library Generator in the Cadence Nongraphic Environment
- •Library Management Commands
- •lmCheckTerm
- •lmCheckView
- •lmCloseLib
- •lmDefCell
- •lmDefTermProp
- •lmDefViewProp
- •lmDeleteTermProp
- •lmDeleteViewProp
- •lmGetValue
- •lmLoadData
- •lmOpenLib
- •lmPrintLibTermProp
- •lmPrintLibViewProp
- •lmPrintTerm
- •lmPrintTermProp
- •lmPrintViewProp
- •lmReset
- •lmSimView
- •simRep
- •Variables That Control Command Execution
- •Properties That Modify Values
- •Sample Library Command File
- •Configuring and Using Kanji Notes
- •Overview
- •Installing the Required Files
- •Uncompressing the Files
- •Modifying the Schematic Editor Menu File
- •Setting the Environment Variable
- •Modifying the Data Registry File
- •Using Kanji Notes
- •Formats, Files, and Views
- •Adding a New Note
- •Generating a Symbol from an Existing File
- •Generating a Symbol from a New File
- •Editing an Existing Note
- •Limitations
- •Known Problems
- •schHiCreateKanjiSymbol
- •Form Descriptions
- •Add Block Form
- •Add Custom Pin Form
- •Add Generic Form – VHDL Properties
- •Add Instance Form
- •Add Kanji Note Form
- •Add Net Expression Form
- •Add New Property to Find Form
- •Add New Property to Replace Form
- •Add New Property for Search Form
- •Add Note Shape Form – Arc
- •Add Note Shape Form – Circle
- •Add Note Shape Form – Ellipse
- •Add Note Shape Form – Line
- •Add Note Shape Form – Polygon
- •Add Note Shape Form – Rectangle
- •Add Note Text Form
- •Add Pin Form – Schematic
- •Add Pin Form – Symbol
- •Add Property Form – Edit Object Properties
- •Add Selection Box Form
- •Add Simulation Monitor Form
- •Add Symbol Label Form
- •Add Symbol Shape Form – Arc
- •Add Symbol Shape Form – Circle
- •Add Symbol Shape Form – Ellipse
- •Add Symbol Shape Form – Line
- •Add Symbol Shape Form – Polygon
- •Add Symbol Shape Form – Rectangle
- •Add Wire Form
- •Add Wire Name Form
- •Build Inherited View List Form
- •Cellview From Cellview Form
- •Cellview From Instance Form
- •Cellview From Pin List Form
- •Cellviews with Evaluated Net Expression Name Form
- •Change Sheet Border Size Form
- •Check Hierarchy Form
- •Component Browser Form
- •Component Browser Preferences Form
- •Copy Form
- •Create Cellview Dialog Box – Replace or Modify
- •Create Schematic Form
- •Create Schematic Sheet Form
- •Cross Reference Options Form
- •Cross-View Checker Form
- •Delete All Markers Form
- •Delete Generic Form – VHDL Properties
- •Delete Property Form – Edit Object Properties
- •Delete Schematic Sheet Form
- •Descend Form – Descend Options
- •Descend Form – Iterated Instance
- •Descend Form – Multisheet
- •Descend Form – Noniterated Instance
- •Display Options Form
- •Edit Cellview Properties Form
- •Edit Component Display Form
- •Edit Object Properties Form – Basic
- •Edit Object Properties Form – Instance and Block
- •Edit Object Properties Form – Instance Pin
- •Edit Object Properties Form – Label
- •Edit Object Properties Form – Master Property
- •Edit Object Properties Form – Net Expression
- •Edit Object Properties Form – Note Shapes
- •Edit Object Properties Form – Note Text
- •Edit Object Properties Form – Other Object
- •Edit Object Properties Form – Pin
- •Edit Object Properties Form – Pin Name
- •Edit Object Properties Form – Selection Box
- •Edit Object Properties Form – Symbol Label
- •Edit Object Properties Form – Symbol Pin
- •Edit Object Properties Form – Symbol Shape
- •Edit Object Properties Form – Wire Name
- •Edit Object Properties Form – Wire Segment
- •Edit Pin Order Form
- •Edit Schematic Sheet Number Form
- •Editor Options Form
- •Find Marker Form
- •Go To Pin Form
- •Go To Sheet Form
- •Import Symbol Form
- •Left, Right, Top, Bottom Pin Attributes Form
- •Load Label Display Form
- •Load Schematic Defaults Form
- •Modify Generic Form – VHDL Properties
- •Modify Property Form – Edit Object Properties
- •Move Form
- •Net Expression Available Property Names Form
- •Net Expression Evaluated Names Form
- •Occurrence Paths to Evaluated Name Form
- •Open Simulation Data Form
- •Plot Options Form
- •Renumber Instances Form
- •Reset Invisible Labels Form
- •Rotate Form
- •Route Flight Line Form
- •Save Label Display Form
- •Save Schematic Defaults Form
- •Save Schematics with Errors Form
- •Schematic Check Options Form
- •Schematic Find and Symbol Find Forms
- •Schematic Replace and Symbol Replace Forms
- •Schematic Select All Form
- •Schematic Select By Property Form
- •Schematic Selection Filter Form
- •Schematic Title Block Properties Form
- •Set Instance Binding Form
- •Set Label Display Simulation Data Directory Form
- •Set Radix Form
- •Set Time Form
- •Setup Schematic Rules Checks Form
- •Show Label Form
- •Show Views Found Form
- •Stretch Form – Schematic Editor
- •Stretch Form – Symbol Editor
- •Submit Plot Form
- •Symbol Generation Options Form
- •Symbol Select All Form
- •Symbol Select By Property Form
- •Symbol Selection Filter Form
- •Synchronization Form
- •Time Scale Form
- •VHDL Properties Form
- •Glossary
Virtuoso Schematic Composer User Guide
Understanding Connectivity and Naming Conventions
Analyzing Net Expression Property Names and Evaluated Names
A designer who uses inherited connections during the many phases of the design process can take advantage of the analyzing commands. You can find the net expression property names that are available for setting on the selected instances as well as investigate the evaluated names produced by all net expressions below the selected instances.
The analysis commands might be useful for the following tasks:
■Block authoring
■Module instantiation
■Chip assembly
■Debugging
For details, see the Inherited Connections Flow Guide.
Summary of Naming Conventions
The following tables detail naming conventions.
■Reserved Characters for Wire, Net, and Pin Names on page 123
■Reserved Characters for Instances on page 123
■Illegal Characters in Wire and Net Names on page 123
■Illegal Characters in Instance Names on page 123
■Syntax Conventions for Wire, Net, and Pin Names on page 124
■Syntax Conventions for Instances on page 125
■Expanded Names for Wires, Nets, and Pins on page 125
■Expanded Names for Instances on page 126
October 2002 |
122 |
Product Version 5.0 |
Virtuoso Schematic Composer User Guide
Understanding Connectivity and Naming Conventions
Table 2-1 Reserved Characters for Wire, Net, and Pin Names
Character |
Symbol |
Description |
Example |
|
|
|
|
|
|
comma |
, |
Separates the elements of a wire name |
A,B<0:1>,C |
|
angle brackets |
< > |
Enclose expressions for multiple-bit |
A<0:3>, |
|
|
|
wires; used for iterators (prefix repeat |
<*2>B,<12> |
|
|
|
operator) and bus taps |
|
|
parentheses |
( ) |
Enclose related multiple-bit wires within |
A<(0:2)*2> |
|
|
|
an expression |
|
|
asterisk |
* |
Is used in the graphic screen to |
A<(0:2)*2> |
|
|
|
highlight net expression labels is not |
|
|
|
|
part of the net expression |
|
|
colon |
: |
Separates a range of numbers within |
A<0:2> |
|
|
|
an expression |
|
|
exclamation point |
! |
Global signal for a power supply |
vdd!, gnd! |
|
|
|
|
||
Table 2-2 Reserved Characters for Instances |
|
|
||
|
|
|
|
|
Character |
Symbol |
Description |
Example |
|
|
|
|
|
|
angle brackets |
< > |
Enclose a range of numbers |
A<0> |
|
colon |
: |
Separates a range of numbers |
A<1:3> |
|
|
|
expressed by a starting and ending |
|
|
|
|
number |
|
|
|
|
|
|
|
Table 2-3 Illegal Characters in Wire and Net Names
Character Symbol
forward slash |
/ |
|
|
Table 2-4 Illegal Characters in Instance Names
Character Symbol
comma ,
parentheses |
( ) |
asterisk *
October 2002 |
123 |
Product Version 5.0 |
Virtuoso Schematic Composer User Guide
Understanding Connectivity and Naming Conventions
Table 2-4 Illegal Characters in Instance Names
colon |
: |
|
forward slash |
/ |
|
|
|
|
Table 2-5 Syntax Conventions for Wire, Net, and Pin Names |
||
|
|
|
Name |
Description |
|
|
|
|
baseName |
A string of printable ASCII characters that does not include reserved |
|
|
characters. |
|
|
NET, R, C |
|
nameTerm |
A baseName optionally followed by a vector expression enclosed in angle |
|
|
brackets. |
|
|
A nameTerm can also be a name expression enclosed in parentheses. |
|
|
nameTerm ::= baseName [ < vectExpr > ] | |
|
|
( nameExpr ) |
|
nameExpr |
A string consisting of a nameTerm, optionally prefixed with the<*n> |
|
|
construct. The <*n> construct is also referred to as a prefix repeat |
|
|
operator, which means that the nameTerm is to be repeated n times. |
|
|
Name expressions can be concatenated to form a comma-separated list. |
|
|
nameExpr ::= [ < *n > ] nameTerm |
|
|
{ , nameExpr } |
|
vectTerm |
A single number or a range of numbers. The range can be expressed by a |
|
|
starting, ending, and increment number, separated by colons. |
|
|
A vectTerm can also be a vector expression enclosed in parentheses. In |
|
|
this case, the innermost term is expanded first, and then therepeat |
|
|
operator repeats the entire expanded term enclosed in parentheses. |
|
|
vectTerm ::= n[ : n[ : n] ] | |
|
|
( vectExpr ) |
|
vectExpr |
A single or repeated vectTerm. The optional <*n> suffix on avectTerm |
|
is called a suffix repeat operator and indicates n repetitions of each bit of the vectTerm. The value of n must be greater than zero.
Vector expressions can be concatenated to form a comma-separated list.
vectExpr ::= vectTerm [ *n ] { , vectExpr }
October 2002 |
124 |
Product Version 5.0 |
Virtuoso Schematic Composer User Guide
Understanding Connectivity and Naming Conventions
Table 2-6 Syntax Conventions for Instances
Name Description
baseName A string of printable ASCII characters that does not include reserved characters.
I0, R, C
instName Scalar and iterated instance names must be unique. A scalar name cannot imply more than one member. An iterated instance name must imply the same number of members as iterations.
instName ::= baseName [ < n [ : n ] > ]
where n is a positive integer less than 16,375.
Table 2-7 Expanded Names for Wires, Nets, and Pins
Sample Name |
Members |
Expanded Form |
|
|
|
clk |
1 |
clk |
data<2> |
1 |
data<2> |
<*1>base |
1 |
base |
<*2>term |
2 |
term,term |
<*2>(a,b),c |
5 |
a,b,a,b,c |
<*2>(a,<*2>b) |
6 |
a,b,b,a,b,b |
b<0:2> |
3 |
b<0,1,2> or b<0>,b<1>,b<2> |
b<0:2:1> |
3 |
b<0,1,2> |
b<3:0:2> |
2 |
b<3,1> |
b<0:2*2> |
6 |
b<0,0,1,1,2,2,> |
b<(0:2)*2> |
6 |
b<0,1,2,0,1,2> |
b<0,2*2> |
3 |
b<0,2,2> |
b<(0,2)*2> |
4 |
b<0,2,0,2> |
b<0,1:3:4*1,2:2> |
3 |
b<0,1,2> |
b<0:1,2:2> |
3 |
b<0,1,2> |
|
|
|
Note: You can use up to 1,024 characters for a name, but the editor ignores any blank or tab characters found before or after a name.
October 2002 |
125 |
Product Version 5.0 |
Virtuoso Schematic Composer User Guide
Understanding Connectivity and Naming Conventions
To determine the nth member name, use a zero-based counting method to find thenth element in the expanded form. For example,
■Member zero of <*2>(a,<*2>b) is a
■Member one of <*2>(a,<*2>b) is b
■Member two of <*2>(a,<*2>b) is b, and so on
If the name contains a vector expression, such as b<0:1,2:2>, then
■Member zero in this case is called b<0>
■Member one in this case is called b<1>
■Member two in this case is called b<2>
Table 2-8 Expanded Names for Instances
Name |
Members |
Expanded Form |
|
|
|
H10 |
1 |
H10 |
J20<0:1> |
2 |
J20<0>, J20<1> |
K30<2:1> |
2 |
K30<2>, K30<1> |
|
|
|
Note: You can use up to 1,024 characters for a name, but the editor ignores any blank or tab characters found before or after a name.
October 2002 |
126 |
Product Version 5.0 |
Соседние файлы в предмете [НЕСОРТИРОВАННОЕ]