List of Tables

Change history ..............................................................................................................

ii

Table 2-1

Global signals ............................................................................................................

2-2

Table 2-2

Write address channel signals ..................................................................................

2-3

Table 2-3

Write data channel signals ........................................................................................

2-4

Table 2-4

Write response channel signals ................................................................................

2-5

Table 2-5

Read address channel signals ..................................................................................

2-6

Table 2-6

Read data channel signals ........................................................................................

2-7

Table 2-7

Low-power interface signals ......................................................................................

2-8

Table 4-1

Burst length encoding ...............................................................................................

4-3

Table 4-2

Burst size encoding ...................................................................................................

4-4

Table 4-3

Burst type encoding ..................................................................................................

4-5

Table 5-1

Cache encoding ........................................................................................................

5-3

Table 5-2

Protection encoding ..................................................................................................

5-6

Table 6-1

Atomic access encoding ...........................................................................................

6-2

Table 7-1

RRESP[1:0] and BRESP[1:0] encoding ....................................................................

7-2

ARM IHI 0022B

Copyright © 2003, 2004 ARM Limited. All rights reserved.

ix

Key to timing diagram conventions ............................................................................

xvi

Figure 1-1

Channel architecture of reads ...................................................................................

1-3

Figure 1-2

Channel architecture of writes ...................................................................................

1-4

Figure 1-3

Interface and interconnect .........................................................................................

1-5

Figure 1-4

Read burst .................................................................................................................

1-7

Figure 1-5

Overlapping read bursts ............................................................................................

1-8

Figure 1-6

Write burst .................................................................................................................

1-9

Figure 3-1

VALID before READY handshake .............................................................................

3-2

Figure 3-2

READY before VALID handshake .............................................................................

3-3

Figure 3-3

VALID with READY handshake ................................................................................

3-3

Figure 3-4

Read transaction handshake dependencies .............................................................

3-7

Figure 3-5

Write transaction handshake dependencies .............................................................

3-8

Figure 9-1

Byte lane mapping ....................................................................................................

9-3

Figure 9-2

Narrow transfer example with 8-bit transfers .............................................................

9-4

Figure 9-3

Narrow transfer example with 32-bit transfers ...........................................................

9-4

Figure 9-4

Example mixed-endian data structure .......................................................................

9-5

Figure 10-1

Aligned and unaligned word transfers on a 32-bit bus ............................................

10-3

Figure 10-2

Aligned and unaligned word transfers on a 64-bit bus ............................................

10-4

Figure 10-3

Aligned wrapping word transfers on a 64-bit bus ....................................................

10-4

Figure 11-1

Exit from reset .........................................................................................................

11-2

Figure 12-1

CSYSREQ and CSYSACK handshake ...................................................................

12-3

Figure 12-2

Acceptance of a low-power request ........................................................................

12-4

Figure 12-3

Denial of a low-power request .................................................................................

12-5

Figure 12-4

Low-power clock control sequence .........................................................................

12-6

ARM IHI 0022B

Copyright © 2003, 2004 ARM Limited. All rights reserved.

xi