Добавил:
Опубликованный материал нарушает ваши авторские права? Сообщите нам.
Вуз: Предмет: Файл:
ARM advanced microcontroller bus architecture (AMBA) specification.Rev 2.0.pdf
Скачиваний:
185
Добавлен:
23.08.2013
Размер:
1.92 Mб
Скачать

AMBA ASB

4.12.3Timing diagrams

The timing parameters for an ASB decoder with DECODE cycles are shown in Figure 4-40. The parameters for a decoder without DECODE cycles are shown in Figure 4-41. The main difference between the two diagrams is that when DECODE cycles are not inserted then the timing of the DSEL signal becomes dependent on the address and control signal timing.

BCLK

 

 

 

 

BnRES

 

 

 

 

 

Tisnres

 

 

 

 

Tihnres

 

 

 

BTRAN[1:0]

N-TRAN

 

 

 

 

Tistr

 

 

 

 

 

Tihtr

 

 

BA[31:0]

 

 

Address

 

BWRITE

 

 

Control

 

BPROT[1:0]

 

 

 

 

 

 

 

DSEL

 

 

 

 

 

 

Tovdsel

Tohdsel

 

 

 

 

BWAIT

 

Decoder

Slave

 

BERROR

 

 

 

response

response

 

BLAST

 

 

 

Tisresp

 

 

 

Tovresp

 

 

 

Tohresp

 

Tihresp

 

 

 

Figure 4-40 ASB decoder with decode cycles

4-68

© Copyright ARM Limited 1999. All rights reserved.

ARM IHI 0011A

AMBA ASB

BCLK

 

BnRES

 

 

Tisnres

 

Tihnres

BTRAN[1:0]

N-TRAN

 

Tistr

Tihtr

BA[31:0]

Address

 

Ttrdsel

 

Tadsel

BWRITE

Control

BPROT [1:0]

 

 

Tctldsel

DSEL

 

 

Tohdsel

BWAIT

Decoder

BERROR

response

BLAST

Tisresp

 

 

Tihresp

Figure 4-41 ASB decoder without decode cycles

4.12.4Timing parameters

The timing parameters related to an ASB decoder are given in the following tables:

Table 4-11 is for input signals

Table 4-12 is for output signals

Table 4-13 is for combinatorially generated outputs.

ARM IHI 0011A

© Copyright ARM Limited 1999. All rights reserved.

4-69

AMBA ASB

 

 

Table 4-11 ASB decoder input parameters

 

 

 

 

Parameter

Description

 

 

 

 

Tclkl

BCLK LOW time

 

Tclkh

BCLK HIGH time

 

Tisnres

BnRES de-asserted setup to rising BCLK

 

Tihnres

BnRES de-asserted hold after falling BCLK

 

Tistr

BTRAN setup to falling BCLK

 

Tihtr

BTRAN hold after falling BCLK

 

Tisresp

BWAIT, BERROR and BLAST setup to rising BCLK

 

Tihresp

BWAIT, BERROR and BLAST hold after rising BCLK

 

 

Table 4-12 ASB decoder output parameters

 

 

 

 

Parameter

Description

 

 

 

 

Tovresp

BWAIT, BERROR and BLAST valid after falling BCLK

 

Tohresp

BWAIT, BERROR and BLAST hold after rising BCLK

 

Tovdsel

DSEL valid after rising BCLK

 

Tohdsel

DSEL hold after rising BCLK

 

 

Table 4-13 ASB decoder combinatorial parameters

 

 

 

 

Parameter

Description

 

 

 

 

Ttrdsel

Delay from valid BTRAN to valid DSEL

 

Tadsel

Delay from valid BA to valid DSEL

 

Tctldsel

Delay from valid BWRITE and BPROT[1:0] to valid DSEL

 

 

 

4-70

© Copyright ARM Limited 1999. All rights reserved.

ARM IHI 0011A